# SERVICE MANUAL & PARTS LIST (with price)

SF-5500B<sub>(LX-547E/F)</sub>

FEB. 1995









#### **CONTENTS**


1.	SCHEMATIC DIAGRAM	
	1-1. MAIN PCB	1
	1-2. KEY MATRIX 1	2
	1-3. KEY MATRIX 2	3
2.	SPECIFICATIONS	5
3.	REPLACING THE BATTERIES	6
4.	RESETTING THE UNIT	7
5.	SAVING DATA	8
6.	LSI PIN FUNCTIONS	
	6-1. CPU:LSI1	.12
	6-2. VOLTAGE REGULATOR:REG1 (S-81253)	.13
	6-3. VOLTAGE DETECTOR:DET1 (RH5VL46CA)	.13
7.	TROUBLESHOOTING	.14
8.	DIAGNOSTICS	.17
9.	ASSEMBLY VIEW	.23
10	DADTS LIST	25

#### 1. SCHEMATIC DIAGRAM 1-1. MAIN PCB



#### 1-2. KEY MATRIX 1





#### 2. SPECIFICATIONS

**Display element:** 16-column  $\times$  4-line LCD **Memory capacity:** 128 kB (126428 bytes)

Main component: LSI

**Power supply:** 2 lithium batteries (CR2032)

Power consumption: 0.05 W

**Battery life\*:** 

Approximately 350 hours continuous operation in Telephone Directory

Approximately 300 hours repeating one minute of input and 10 minutes of display in Telephone

Directory

Approximately 12 months for memory backup

**Auto power off:** Approximately 6 minutes after last key operation

**Ambient** 

temperature range:  $0^{\circ}\text{C} \sim 40^{\circ}\text{C} (32^{\circ}\text{F} \sim 104^{\circ}\text{F})$ 

Dimensions (HWD):

Unfolded: 8.4 x 139 x 148 mm ( $\frac{3}{8}$  x 5  $\frac{1}{2}$  x 5  $\frac{7}{8}$  inches) Folded: 15.8 x 139 x 74 mm ( $\frac{5}{8}$  x 5  $\frac{1}{2}$  x 2  $\frac{7}{8}$  inches)

**Weight:** 98.2 g (3.5 oz)

#### **Current consumption:**

Power Switch	Maximum [μA]
OFF	11.0
ON	510


<sup>\*</sup> The batteries that come installed in this unit when you purchase it are for factory test purposes, so they will probably not provide normal service life.

#### 3. REPLACING THE BATTERIES

- 1. Loosen the screw on the back of the SF-5300B that holds the battery compartment cover in place, and remove the cover.
- 2. Loosen the screw that secures one of the two battery holders in place and remove the battery holder.

**Caution:**Be sure to remove only one battery at a time. Otherwise, you will lose all data stored in memory.


3. Replace the old battery with a new one. Be sure that the positive (+) side of the new battery is facing up (so you can see it).



- 4. Replace the battery holder and secure it by tightening its screw.
  - Be careful that you do not overtighten the screw.
- 5. Repeat Steps 2 through 4 for the other battery.
  - Be sure to replace both batteries. Never mix old batteries with new ones, and be sure to use CR2032 lithium batteries only.
- 6. After you replace both batteries, replace the battery compartment cover and secure it by tightening its screw.
  - Be careful that you do not overtighten the screw.

#### 4. RESETTING THE UNIT

The following procedures erase all data stored in the memory of the SF-5300B.



1. Turn on the unit and press the RESET button with a thin, pointed object.



2. Press Y to reset the memory and delete all data, or N to abort the reset operation without deleting anything.

Following the reset operation described above, the Home Time display appears and the SF-5300B settings are initialized as noted below.

Home Time: 12-hour format Sound: Schedule alarm  $\rightarrow$  ON

JAN/1/1995 Reminder alarm  $\rightarrow$  ON AM/12:00 00 Daily alarm  $\rightarrow$  OFF

Zone: London(LON) Key  $\rightarrow$  ON


World Time: New York(NYC) Character Input: CAPS

Daily Alarm: 12:00 PM

#### 5. SAVING DATA


The SF-5300B can transfer the customer's data (both the open and secret areas) to another SF-5300B.

• Turn off both the transmitting and receiving units and connect them using the SB-60/62 cable.



- ① Setting up the receiving unit:
  - 1. Do the reset operation.
  - 2. Enter the calculator mode. Set the date of receiving unit to February 3rd, 1901.

#### Operation:



**Note:** The customer may have created a password to protect confidential information from unauthorized access. To be sure this password is transferred to the receiving unit, be sure to set the date as described above.

- 3. Press MENU, 1, and FUNC twice.
  - 1\* TO SECRET AREA
  - 2 ALL DELETE
  - 3 LABEL EDIT
  - 4 DATA COMM



- 4. Press 4 to select DATA COMM.
  - 1 SEND
  - 2 RECEIVE
  - 3 SET UP PAR.



5. Press 2 to select RECEIVE.



#### ② Setting up the transmitting unit:

Set the hardware parameters as follows:

Parity: None Bit length: 7 BPS: 9600

- 1. Press(ON), MENU, and 1.
- 2. Press FUNC twice.
- 1\* TO SECRET AREA
- 2 ALL DELETE
- 3 LABEL EDIT
- 4 DATA COMM




\* If the password isn't registered in the SF-5300B, the display shows X instead of "1."

- 3. Press 4 to select DATA COMM.
  - 1 SEND
  - 2 RECEIVE
  - 3 SET UP PAR.



4. Press 3 to select SET UP.



- 5. Use  $\triangle$  ,  $\bigtriangledown$  ,  $\triangleright$  , or  $\vartriangleleft$  to select "N," "7," and "9600" and press  $\fbox{SET}$  .
  - 1 SEND
  - 2 RECEIVE
  - 3 SET UP

CAPS T

6. Press 1 to select SEND.



7. Press 3 to select ALL DATA.




8. Press SET to start data transmission or ESC to abort the operation without sending anything.



- If an error occurs during data transmission, the message "TRANSMIT ERROR!" appears on the display. Press ESC to clear the error message.
- 9. After data transmission is complete, the display returns to the initial screen of the telephone mode.

## 6. LSI PIN FUNCTIONS

# 6-1. CPU: LSI1




Pin No.         Name         I/O         Description           1 ~ 5         C0 ~ 4         Out         Common signal for display           6         GND         In         GND 0 V           7,8         BZ1,2         Out         Buzzer terminal           9         VDD         In         Power supply terminal (+5.3 V)           10         CSRA1         Out         Chip enable signal for LSI2           11         CSRA2         Out         Chip enable signal for LSI3           12         CSROM         Out         Chip enable signal for LSI2           13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           31 ~ 38         IOO ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out	NO.1					
6         GND         In         GND 0 V           7,8         BZ1,2         Out         Buzzer terminal           9         VDD         In         Power supply terminal (+5.3 V)           10         CSRA1         Out         Chip enable signal for LSI2           11         CSRA2         Out         Chip enable signal for LSI3           12         CSROM         Out         Chip enable signal (Not used)           13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In	Pin No.	Name	I/O	Description		
7,8         BZ1,2         Out         Buzzer terminal           9         VDD         In         Power supply terminal (+5.3 V)           10         CSRA1         Out         Chip enable signal for LSI2           11         CSRA2         Out         Chip enable signal for LSI3           12         CSROM         Out         Write enable signal for LSI2 and LSI3           13         WEB         Out         Address bus (Not used)           14,15         RA15,16         Out         Address bus (Not used)           31 ~ 38         IOO ~ 7         I/O         Data bus           39 ~ 54         KYO ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)	1 ~ 5	C0 ~ 4	Out	Common signal for display		
9         VDD         In         Power supply terminal (+5.3 V)           10         CSRA1         Out         Chip enable signal for LSI2           11         CSRA2         Out         Chip enable signal for LSI3           12         CSROM         Out         Chip enable signal (Not used)           13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)	6	GND	In	GND 0 V		
10 CSRA1 Out Chip enable signal for LSI2  11 CSRA2 Out Chip enable signal for LSI3  12 CSROM Out Chip enable signal (Not used)  13 WEB Out Write enable signal for LSI2 and LSI3  14,15 RA15,16 Out Address bus (Not used)  16 ~ 30 A0 ~ 14 Out Address bus  31 ~ 38 IOO ~ 7 I/O Data bus  39 ~ 54 KY0 ~ 15 I/O Key signal  55 SW In Battery switch Power on: 0 V off: 6 V  56 DEBUG - Not used  57 ON Out Data communication enable signal  58 CRCKI In GND 0 V  59 SOUTB Out Transmission data output  60 SIN In Receiving data input  61 VDD In Power supply terminal (+5.3 V)  62 TEST - Not used	7,8	BZ1,2	Out	Buzzer terminal		
11         CSRA2         Out         Chip enable signal for LSI3           12         CSROM         Out         Chip enable signal (Not used)           13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)           62         TEST         -         Not used	9	VDD	In	Power supply terminal (+5.3 V)		
12         CSROM         Out         Chip enable signal (Not used)           13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)           62         TEST         -         Not used	10	CSRA1	Out	Chip enable signal for LSI2		
13         WEB         Out         Write enable signal for LSI2 and LSI3           14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)           62         TEST         -         Not used	11	CSRA2	Out	Chip enable signal for LSI3		
14,15         RA15,16         Out         Address bus (Not used)           16 ~ 30         A0 ~ 14         Out         Address bus           31 ~ 38         IO0 ~ 7         I/O         Data bus           39 ~ 54         KY0 ~ 15         I/O         Key signal           55         SW         In         Battery switch         Power on: 0 V off: 6 V           56         DEBUG         -         Not used           57         ON         Out         Data communication enable signal           58         CRCKI         In         GND 0 V           59         SOUTB         Out         Transmission data output           60         SIN         In         Receiving data input           61         VDD         In         Power supply terminal (+5.3 V)           62         TEST         -         Not used	12	CSROM	Out	Chip enable signal (Not used)		
16~30A0~14OutAddress bus31~38IO0~7I/OData bus39~54KY0~15I/OKey signal55SWInBattery switchPower on: 0 V off: 6 V56DEBUG-Not used57ONOutData communication enable signal58CRCKIInGND 0 V59SOUTBOutTransmission data output60SINInReceiving data input61VDDInPower supply terminal (+5.3 V)62TEST-Not used	13	WEB	Out	Write enable signal for LSI2 and LSI3		
31 ~ 38IO0 ~ 7I/OData bus39 ~ 54KY0 ~ 15I/OKey signal55SWInBattery switchPower on: 0 V off: 6 V56DEBUG-Not used57ONOutData communication enable signal58CRCKIInGND 0 V59SOUTBOutTransmission data output60SINInReceiving data input61VDDInPower supply terminal (+5.3 V)62TEST-Not used	14,15	RA15,16	Out	Address bus (Not used)		
39 ~ 54KY0 ~ 15I/OKey signal55SWInBattery switchPower on: 0 V off: 6 V56DEBUG-Not used57ONOutData communication enable signal58CRCKIInGND 0 V59SOUTBOutTransmission data output60SINInReceiving data input61VDDInPower supply terminal (+5.3 V)62TEST-Not used	16 ~ 30	A0 ~ 14	Out			
55 SW In Battery switch Power on: 0 V off: 6 V  56 DEBUG - Not used  57 ON Out Data communication enable signal  58 CRCKI In GND 0 V  59 SOUTB Out Transmission data output  60 SIN In Receiving data input  61 VDD In Power supply terminal (+5.3 V)  62 TEST - Not used	31 ~ 38	IO0 ~ 7	I/O	Data bus		
56 DEBUG - Not used  57 ON Out Data communication enable signal  58 CRCKI In GND 0 V  59 SOUTB Out Transmission data output  60 SIN In Receiving data input  61 VDD In Power supply terminal (+5.3 V)  62 TEST - Not used	39 ~ 54	KY0 ~ 15	I/O	Key signal		
57 ON Out Data communication enable signal 58 CRCKI In GND 0 V 59 SOUTB Out Transmission data output 60 SIN In Receiving data input 61 VDD In Power supply terminal (+5.3 V) 62 TEST - Not used	55	SW	In	Battery switch Power on: 0 V off: 6 V		
58 CRCKI In GND 0 V  59 SOUTB Out Transmission data output  60 SIN In Receiving data input  61 VDD In Power supply terminal (+5.3 V)  62 TEST - Not used	56	DEBUG	-	Not used		
59 SOUTB Out Transmission data output  60 SIN In Receiving data input  61 VDD In Power supply terminal (+5.3 V)  62 TEST - Not used	57	ON	Out	Data communication enable signal		
60 SIN In Receiving data input 61 VDD In Power supply terminal (+5.3 V) 62 TEST - Not used	58	CRCKI	In	GND 0 V		
61 VDD In Power supply terminal (+5.3 V) 62 TEST - Not used	59	SOUTB	Out	Transmission data output		
62 TEST - Not used	60	SIN	In	Receiving data input		
	61	VDD	In	Power supply terminal (+5.3 V)		
63 VTM - Not used	62	TEST	-	Not used		
	63	VTM	-	Not used		


Pin No.	Name	I/O	Description	
64,65	OSC I/O	I/O	Clock terminal	
67,69~71	V1 ~ 4		Voltage for LCD drive	
			OFF: 0 V ON-V1: 0.64 Minimum ~ 1.29 Maximum V	
			V2: 1.29 Minimum ~ 2.56 Maximum V	
			V3: 3.99 Minimum ~ 2.71 Maximum V	
			V4: 4.64 Minimum ~ 3.99 Maximum V	
68	NC	-	Not used	
72	INTO	In	Low battery detection INTO < 5.2 V => No power on	
73	STNT	-	GND 0 V	
74	VLCD	In	Power supply terminal (+5.3 V)	
75 ~ 171	S0 ~ 95	Out	Segment signal for display	
172 ~199	C5 ~ 32	Out	Common signal for display	
168,200	NC	-	Not used	

# 6-2. VOLTAGE REGULATOR: REG1 (S-81253)

Output Voltage (VDD): 5.3 V  $\pm$  5%




# 6-3. VOLTAGE DETECTOR: DET1 (RH5VL46CA)




Input Voltage (VCC)	Output Voltage (OUT)
VCC > 5.2 V	5.2 V
VCC < 5.2 V	0 V


#### 7. TROUBLESHOOTING

#### No power on







## No key input



#### No/Erratic display




#### **High current consumption**



#### 8. DIAGNOSTICS

Notes:

- 1. Be sure to transfer data to another SF-5300B unit before entering the diagnostic mode, because the data will be changed by entering the diagnostic mode.
- 2. The shorting pads shown in the following illustration are covered by a blind label.



3. To exit the diagnostic mode, press the reset button.

To enter the diagnostic mode:

- 1. Slide the battery switch to the up position.
- 2. Press ON while shorting the shorting pads.

SELF TEST PROG. PRESS SEARCH QUIT BY OFF CASIO APR 1994

3. Press SEARCH.

TEST 2 MEMORY
MENU 3 KEY
4 BUZZER
1 DISP 5 I/F

5 I/F: Not used

# **Display Check**

Operation	Display	Note
Press 1 on the TEST MENU.	DISP 4 RVS. 1 WHITE 5 FRAME 2 BLACK 6 DOT4 3 CHECK. 7 TIME	Display check  To return to the TEST MENU, press ESC.
1		No display
2		All dots displayed
3	▲▼ ACC CAPS SHIFT - SEARCH	Checker displayed
4	' <b>****</b>	Reverse checker display
5		Frame display

Operation	Display	Note
6		Shows dots at corners.
7	TIME DISPLAY 00:00:XX	Check to see if timer is working.
ESC	TEST 2 MEMORY MENU 3 KEY 4 BUZZER 1 DISP 5 EXT	

# **Memory Check**

The functions of the numbered items on the display include:

- 1. Writes the test pattern in the ROM to the RAM area. (Test pattern: Incremental order 00, 01, and so on)
- 2. Compares the test pattern with the write data (WRITE1) of the RAM and displays the results.
- 3. Writes the test pattern in the ROM to the RAM area. (Test pattern: Decremental order FF, FE, and so on)
- 4. Compares the test pattern with the write data (WRITE2) of the RAM and displays the results.

Operation	Display	Note
2	MEMORY 3 WR2 4 READ2 1 WR1 5 DUMP 2 READ1 6 CHKSUM	RAM check  To return to the TEST MENU, press ESC. 5: Not used 6: Not used
1 (or 3)	WRITE1 ( or WRITE2 )	

Operation	Display	Note
(After a few seconds)	MEMORY 3 WR2 4 READ2 1 WR1 5 DUMP 2 READ1 6 CHKSUM	
2 (or 4)	EXECUTING!!	
	COMPLETE!! 128KB	
	DATA ERROR!! ADDRESS CORR RAM XXXX XX XX	RAM error  If the "DATA ERROR" is appeared, check LSI2.
ESC	MEMORY 3 WR2 4 READ2 1 WR1 5 DUMP 2 READ1 6 CHKSUM	

# **Key Check**

Each key has its own key code. The key codes are assigned incrementally from left to right on the key board. (Refer to the keyboard in the schematic diagrams.)


In the auto mode, the key input sequence is limited so that the keys must be pressed in the order of the key code as mentioned above. If a key is pressed in the wrong order, the SF-5300B beeps.

Operation	Display	Note
Press 3 on the TEST MENU.	KEY 1 RANDOM 2 AUTO	Key check  To return to the TEST MENU, press ESC.
2	No display	

Operation	Display	Note
MC MR M- M+ AC, % 7, ÷ 4, x 1, 0, + ON OFF  EXPENSE, DISP CHNG  REMINDER, DEL  ←↑↓→ ESC, ()  FUNCTION, ↓ SHIFT,  SHIFT CAPS, SET	00 01 02 03 04 56 57	Check that the key number appears on the display.  To return to the TEST MENU, enter SEARCH.
SEARCH	TEST 2 MEMORY MENU 3 KEY 4 BUZZER 1 DISP 5 EXT	

# **Buzzer Check**

Operation	Display		Note
Press 4 on the TEST MENU.	BUZZER	1 BEEP 2 ALARM1 3 ALARM2	Buzzer check  To return to the TEST MENU, press ESC.
1 (or 2, 3)	EXECUTING!!		Check the sound.  To return to the BUZZER menu, press any key.
	BUZZER	1 BEEP 2 ALARM1 3 ALARM2	
ESC	TEST MENU 1 DISP	2 MEMORY 3 KEY 4 BUZZER 5 EXT	



#### EQU: U.S.A FQ: B.O.S.S. EQL: OTHERS

#### 10. PARTS LIST

							_		FOB Japan	T
N	I Item Code No.		Parts Name	Specification	Quantity M					
IN	item	Code No.	Parts Name	Specification						R
		DICDI AV D	OD ACCIV		EQU	FQ	EQL		Unit Price	
		DISPLAY P		Inner Value	1 .					
Ν	1		Display PCB ass'y	DB22BX3F00M*1	1	1	1	1	3,360	В
	C1~C4,C7,	2845 1540	Chip capacitor	MCH212F104ZK	8	8	8	20	4	С
	C8,C13,C14									
	C5, C6		Chip capacitor	MCH215A180JK	2	2	2	20	3	С
Ν	LSI1	6412 3981	L594 TAB sub ass'y	C312133A*4	1	1	1	1	970	В
Ν	LSI2	2011 9401	IC	TC551001BFTL-10L	1	1	1	1	1,290	В
Ν	LSI3	2012 0413	LSI	uPD23C1001EAGZ-M07	1	1	1	1	360	В
	R11	2791 0777	Chip resistor	ERJ-6GEYJ104	1	1	1	20	5	С
	R12	2797 3857	Chip resistor	ERJ-6GEAK206	1	1	1	20	2	С
	R3	2797 3752	Chip resistor	ERJ-6GEYJ000	1	1	1	20	2	С
	X1	7110 0642	Crystal oscillator	DT-26S	1	1	1	5	57	С
			D PCB ASS'Y	<u> </u>	•		1			
	6		Keyboard PCB ass'y	DB22XX3100U*1	1	1	1	1	790	В
	6-1		Battery plate +	EF01DB20102	2	2	2	20	16	Χ
	6-2		Battery plate -	EF02DB10100	2	2	2	20	16	X
	C10		Chip capacitor	MCH212F104ZK	1	1	1	20	4	C
	C9, C11		Electrolytic capacitor	10MS510M-MW	2	2	2	20	13	C
	D1	2390 2128		MA740-(TX)	1	1	1	5	50	C
	D1 D2		Schottky diode	MA713-(TX)		1	1	10	33	В
	DET1	2105 3864		RH5VL46CA-T1		1	1	10	45	В
						-	1			
	JC1	3501 6538		HSJ1169-012010	1	1	1	5	56	С
	Q1	2259 0959		DTC114YKT-146	1	1	1	20	12	С
	R5		Chip resistor	ERJ-6GEYJ182	1	1	1	20	2	С
	R6		Chip resistor	ERJ-6GEYJ473	1	1	1	20	2	С
	R7		Chip resistor	ERJ-6GEYJ102	1	1	1	20	3	С
	R8, R9		Chip resistor	ERJ-6GEYJ101	2	2	2	20	3	С
	REG1	2105 3290		S-81253SGUP-DIJ-T1	1	1	1	5	60	В
		COMPONE				•				
	2		Hot melt film tape	HGJ00008414	1	1	1	10	27	В
	3	6412 3140		FX21P250016	1	1	1	5	53	Α
	4	6413 3730	Mylar sheet	ELBDB222003	1	1	1	10	28	В
	5	6412 2920	Overlay mylar	EL4J0002102	1	1	1	10	29	Х
	7	6511 7160	Rubber insert	LC120000102	1	1	1	20	17	В
Ν	8	6414 6050	Rubber sheet	LADB2210026	1	1	1	1	260	С
	9	6512 0730	Hinge stopper	EF15DB06102	2	2	2	10	27	Х
	10		Push button	FB3DB221002	1	1	1	20	13	С
Ν	11		Upper case (KB)	FAADB221033	1	1	1	1	120	Х
	12	6412 3050		FC0DB221006	1	1	1	10	26	Х
	13	6512 1210	• ,	FC002870000	2	2	2	20	9	X
	14	6512 1220		FC002870018	2	2	2	20	16	X
	15	6412 2910	` ,	FC0DB222002	1	1	1	20	22	X
	16		Hinge tape	HGJ00008309		1	1	20	22	В
N	17		Display plate	EL5J0005600		0	1	1	100	В
Ν	17		Display plate	EL5J0005707	0	1	0	1	100	В
	18		Upper case (DIS)	FAADB222005	1	1	1	1	110	X
	19	6412 3130		FX200P40064	1	1	1	1	100	Α
	20	3335 5264		CD792-TS	1	1	1	1	790	Α
Ν	21		Sponge cushion	FH100030605	2	2	2	20	19	С
	22	6412 2900	Keypad sheet rubber	LADB2220005	1	1	1	1	103	С

Notes: N - New parts

M - Minimum order/supply quantity

R - Rank

Q - Quantity used per unit

R – A: Essential

B : Stock recommended

C : Others

X : No stock recommended

				Specification	_				FOB Japan	
N	Item	Code No.	Parts Name		Quantity EQU FQ EQL			М		R
	23	6412 3160	Hoot soal	FX201P50209	1	<b>ru</b> 1	1	5	Unit Price 90	Α
	23 24	6412 3150		DADB22XX309		1	1	5	63	X
N	25		Lower case (DIS)	FABDB222052	1	0	1	1	100	X
N	25 25		Lower case (DIS)	FABDB222061	0	1	0	1	100	X
1 1	26		Battery holder	ECDB1011108	1	1	1	10	26	X
	27		Battery change label	HGC00001102		1	1	20	7	X
N	28		Battery cover	FADDB221028	1	1	1	10	25	X
	29		Battery cover label	HGC00001200		1	1	20	16	X
Ν	30	6414 6070		HGJ00012306	1	1	1	20	6	X
N	31		Lower case (KB)	FABDB221072	0	0	1	1	100	X
N	31		Lower case (KB)	FABDB221064	1	1	0	1	100	X
14	32		Key rubber for reset	LADB0220105	1	1	1	20	100	В
	33	6512 1080		MD100000602	3	3	3	20	13	X
	34	6510 4440		HGFC0001206	3	3	3	20	6	X
	35		Switch knob ass'y	DB2AXX4A00M*1	1	1	1	10	30	C
	36		Buzzer tape	HGFC0000501	1	1	1	20	17	X
	37	3122 2380	•	EFB-S55C41A8	1	1	1	10	36	X
	38	6406 1610		MAB20091300	5	5	5	20	5	В
	39	6512 1000		MABA0004207	11	11	11	20	3	В
	40		Decoration screw	MAA80006302	1	1	1	20	2	В
	41	6512 0980		MAB20086306	8	8	8	20	2	В
	42		Decoration screw L570AU	MAA80006311	2	2	2	20	3	В

Notes: N – New parts

M - Minimum order/supply quantity

R - Rank

Q - Quantity used per unit

R – A: Essential

B: Stock recommended

C : Others

X : No stock recommended

# **CASIO COMPUTER CO.,LTD.**Service Division

8-11-10, Nishi-Shinjuku Shinjuku-ku, Tokyo 160, Japan Telephone: 03-3347-4926